Espressif Systems /ESP32-S2 /RTC_CNTL /DIG_PWC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DIG_PWC

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LSLP_MEM_FORCE_PD)LSLP_MEM_FORCE_PD 0 (LSLP_MEM_FORCE_PU)LSLP_MEM_FORCE_PU 0 (ROM0_FORCE_PD)ROM0_FORCE_PD 0 (ROM0_FORCE_PU)ROM0_FORCE_PU 0 (INTER_RAM0_FORCE_PD)INTER_RAM0_FORCE_PD 0 (INTER_RAM0_FORCE_PU)INTER_RAM0_FORCE_PU 0 (INTER_RAM1_FORCE_PD)INTER_RAM1_FORCE_PD 0 (INTER_RAM1_FORCE_PU)INTER_RAM1_FORCE_PU 0 (INTER_RAM2_FORCE_PD)INTER_RAM2_FORCE_PD 0 (INTER_RAM2_FORCE_PU)INTER_RAM2_FORCE_PU 0 (INTER_RAM3_FORCE_PD)INTER_RAM3_FORCE_PD 0 (INTER_RAM3_FORCE_PU)INTER_RAM3_FORCE_PU 0 (INTER_RAM4_FORCE_PD)INTER_RAM4_FORCE_PD 0 (INTER_RAM4_FORCE_PU)INTER_RAM4_FORCE_PU 0 (WIFI_FORCE_PD)WIFI_FORCE_PD 0 (WIFI_FORCE_PU)WIFI_FORCE_PU 0 (DG_WRAP_FORCE_PD)DG_WRAP_FORCE_PD 0 (DG_WRAP_FORCE_PU)DG_WRAP_FORCE_PU 0 (DG_DCDC_FORCE_PD)DG_DCDC_FORCE_PD 0 (DG_DCDC_FORCE_PU)DG_DCDC_FORCE_PU 0 (DG_DCDC_PD_EN)DG_DCDC_PD_EN 0 (ROM0_PD_EN)ROM0_PD_EN 0 (INTER_RAM0_PD_EN)INTER_RAM0_PD_EN 0 (INTER_RAM1_PD_EN)INTER_RAM1_PD_EN 0 (INTER_RAM2_PD_EN)INTER_RAM2_PD_EN 0 (INTER_RAM3_PD_EN)INTER_RAM3_PD_EN 0 (INTER_RAM4_PD_EN)INTER_RAM4_PD_EN 0 (WIFI_PD_EN)WIFI_PD_EN 0 (DG_WRAP_PD_EN)DG_WRAP_PD_EN

Description

Digital system power configuraiton register

Fields

LSLP_MEM_FORCE_PD

Set this bit to FPD the memories in the digital system in sleep.

LSLP_MEM_FORCE_PU

Set this bit to FPU the memories in the digital system.

ROM0_FORCE_PD

ROM force power down

ROM0_FORCE_PU

ROM force power up

INTER_RAM0_FORCE_PD

internal SRAM 0 force power down

INTER_RAM0_FORCE_PU

internal SRAM 0 force power up

INTER_RAM1_FORCE_PD

internal SRAM 1 force power down

INTER_RAM1_FORCE_PU

internal SRAM 1 force power up

INTER_RAM2_FORCE_PD

internal SRAM 2 force power down

INTER_RAM2_FORCE_PU

internal SRAM 2 force power up

INTER_RAM3_FORCE_PD

internal SRAM 3 force power down

INTER_RAM3_FORCE_PU

internal SRAM 3 force power up

INTER_RAM4_FORCE_PD

internal SRAM 4 force power down

INTER_RAM4_FORCE_PU

internal SRAM 4 force power up

WIFI_FORCE_PD

Set this bit to FPD the Wi-Fi circuit.

WIFI_FORCE_PU

Set this bit to FPU the Wi-Fi circuit.

DG_WRAP_FORCE_PD

Set this bit to FPD the digital system.

DG_WRAP_FORCE_PU

Set this bit to FPD the DC-DC convertor in the digital system.

DG_DCDC_FORCE_PD

Set this bit to FPD the DC-DC convertor in the digital system.

DG_DCDC_FORCE_PU

Set this bit to FPU the DC-DC convertor in the digital system.

DG_DCDC_PD_EN

Set this bit to enable PD for the DC-DC convertor in the digital system.

ROM0_PD_EN

enable power down ROM in sleep

INTER_RAM0_PD_EN

enable power down internal SRAM 0 in sleep

INTER_RAM1_PD_EN

enable power down internal SRAM 1 in sleep

INTER_RAM2_PD_EN

enable power down internal SRAM 2 in sleep

INTER_RAM3_PD_EN

enable power down internal SRAM 3 in sleep

INTER_RAM4_PD_EN

enable power down internal SRAM 4 in sleep

WIFI_PD_EN

Set this bit to enable PD for the Wi-Fi circuit in sleep.

DG_WRAP_PD_EN

Set this bit to enable PD for the digital system in sleep.

Links

() ()